RAS to CAS Delay (tRCD)

Each memory chip is organized internally as a matrix. At the intersection of each row and column we have a small capacitor that is in charge of storing a “0” or a “1” – the data. Inside the memory the process of accessing the stored data is done by activating the row where it is located and then the column where it is located. This activation is done by two control signals called RAS (Row Address Strobe) and CAS (Column Address Strobe). The less time there is between these two signals the better, as the data will be read sooner. RAS to CAS Delay or tRCD measures this time. On Figure 5 we illustrate this, showing a memory with tRCD = 3.

click to enlarge
Figure 5: RAS to CAS Delay (tRCD).

As you can see, RAS to CAS Delay is also the number of clock cycles taken between the “Active” command and a “read” or “write” command.

As it happens with CAS Latency, RAS to CAS Delay works with the memory real clock (which is half the memory labeled clock), and the lower this parameter is, the faster the memory will be, as it will start reading or writing data earlier.

Total or partial reproduction of the contents of this site, as well as that of the texts available for downloading, be this in the electronic media, in print, or any other form of distribution, is expressly forbidden. Those who do not comply with these copyright laws will be indicted and punished according to the International Copyrights Law.

We do not take responsibility for material damage of any kind caused by the use of information contained in Hardware Secrets.