Hardware Secrets
Home | Camera | Case | CE | Cooling | CPU | Input | Memory | Mobile | Motherboard | Networking | Power | Storage | Video | Other
Content
Articles
Editorial
First Look
Gabriel’s Blog
News
Reviews
Tutorials
Main Menu
About Us
Awarded Products
Datasheets
Dictionary
Download
Drivers
Facebook
Links
Manufacturer Finder
Newsletter
RSS Feed
Test Your Skills
Twitter
Newsletter
Subscribe today!
Search
Recommended
Programming Itanium-based Systems: Developing High Performance Applications for Intel's New Architecture
Programming Itanium-based Systems: Developing High Performance Applications for Intel's New Architecture, by Rick Booth (Intel Pr), starting at $16.18


Home » CPU
Intel 64-bit architecture (IA-64)
Author: Ricardo Zelenovsky and Alexandre Mendonça 47,489 views
Type: Articles Last Updated: October 26, 2004
Page: 1 of 4
Introduction: VLIW

Since 1994, Intel and HP work at a 64-bit option. Its architecture should enable the CISC processors to take a big enough step to overtake the RISC processors. By using a technique called VLIW, still experimental at the time, and creating the EPIC model, they proposed the Merced architecture, which has been promised to the beginning of the year 2000. As things have changed, the processors Pentium III and IV and the Athlon have offered exceptional performance, reaching over 1 GHz, and because of this new architecture's high price and the low availability of programs to 64 bits, the timetable has been delayed and the release of the IA-64 architecture should happen only this year.

The letters VLIW mean Very Large Instruction Word. Processors that use this technique access the memory by transferring long program words, and in each word many instructions are packed. In the case of the IA-64, three instructions are used for each pack of 128 bits. As each instruction has 41 bits, there are 5 bits left that will be used to indicate the kinds of instruction that were packed. Figure 1 shows the instruction packaging scheme. This packaging lessens the number of memory accesses, leaving to the compiler the task of grouping the instructions in order to get the best of the architecture.

IA-64
Figure 1: Instruction packaging used in the IA-64 architecture.

As it has already been said, the 5-bit field, named as pointer, serves to indicate the kinds of instructions that are packed. Those 5 bits offer 32 kinds of packaging possible that, in fact, are reduced to 24 kinds, since 8 are not used. Each instruction uses one of the CPU features, which are listed below, and that can be identified in Figure 2 (on next page):

  • I Unit: integer data;
  • F Unit: floating-point operations;
  • M Unit: memory access; and
  • B Unit: branch prediction.
Print Version | Send to Friend | Bookmark Article Page 1 of 4  | Next »

Related Content
  • AMD 64-bit architecture (x86-64)
  • Athlon 64 Overclocking
  • The New 64-Bit Pentium 4 Processor
  • Maximum CPU Temperature
  • Intel EM64T Technology Explained

  • RSSLatest Content
    ASUS ZenFone 5 Smartphone Review
    October 15, 2014 - 7:00 PM
    ASUS AM1M-A Motherboard
    October 15, 2014 - 4:30 AM
    ASRock X99 Extreme4 Motherboard
    October 14, 2014 - 4:10 AM
    Cooler Master Elite 130 Case Review
    October 9, 2014 - 2:46 AM
    ASUS RAMPAGE V EXTREME Motherboard
    October 7, 2014 - 2:50 AM
    ASRock Fatal1ty X99M Killer Motherboard
    October 6, 2014 - 5:40 AM
    ASUS X99-DELUXE Motherboard
    September 30, 2014 - 1:07 AM
    MSI GT70 2PE Dominator Pro Laptop Review
    September 25, 2014 - 1:15 AM







    © 2004-14, Hardware Secrets, LLC. All rights reserved.
    Advertising | Legal Information | Privacy Policy
    All times are Pacific Standard Time (PST, GMT -08:00)