|Inside Pentium 4 Architecture|
|Memory Cache and Fetch Unit|
Pentium 4’s L2 memory cache can be of 256 KB, 512 KB, 1 MB or 2 MB, depending on the model. L1 data cache is of 8 KB or 16 KB (on 90 nm models).
As we explained before, the L1 instruction cache was moved from before the fetch unit to after the decode unit using a new name, ”trace cache“. So, instead of storing program instructions to be loaded by the fetch unit, the trace cache stores microinstructions already decoded by the decode unit. The trace cache can store up to 12 K microinstructions and since Pentium 4 microinstructions are 100-bit wide, the trace cache is of 150 KB (12,288 x 100 / 8).
The idea behind this architecture is really interesting. In the case of a loop on the program (a loop is a part of a program that needs to be repeated several times), the instructions to be executed will be already decoded, because they are stored already decoded on the trace cache. On other processors, the instructions need to be loaded from L1 instruction cache and decoded again, even if they were decoded a few moments before.
The trace cache also has its own BTB (Branch Target Buffer) of 512 entries. BTB is a small memory that lists all identified branches on the program.
As for the fetch unit, its BTB was increased to 4,096 entries. On Intel 6th generation processors, like Pentium III, this buffer was of 512 entries and on Intel 5th generation processors, like the first Pentium processor, this buffer was of 256 entries only.
In Figure 3 you see the block diagram for what we were discussing. TLB means Translation Lookaside Buffer.
click to enlarge
Figure 3: Fetch and decode units and trace cache.
|Print Version | Send to Friend |
|| « Previous | Page 3 of 7 | Next »
January 23, 2015 - 4:15 AM
January 20, 2015 - 5:00 AM
January 19, 2015 - 4:30 AM
January 12, 2015 - 5:30 AM
January 7, 2015 - 5:00 AM
January 6, 2015 - 2:26 AM
December 18, 2014 - 3:45 AM
December 16, 2014 - 4:27 AM
December 12, 2014 - 3:05 AM
December 2, 2014 - 3:00 AM
Our Most Popular Articles