| Inside Intel Nehalem Microarchitecture |
|
|
|
| Memory Cache |
On the cache memory side Intel will use the same cache arrangement AMD is using on their Phenom CPUs, i.e., individual L2 caches for each core and a shared L3 memory cache. Each L2 memory cache will be of 256 KB and the L3 cache will be of 8 MB, at the least for the first models to be launched (Intel may launch Nehalem-based Xeon CPUs with more cache). L1 cache remains the same as Core 2 Duo (64 KB, 32 KB for instructions and 32 KB for data). Core 2 Duo processors have only one L2 memory cache, which is shared among all CPU cores, but quad-core CPUs from Intel like Core 2 Quad and Core 2 Extreme have two L2 caches, each one shared by each group of two cores. For a better understanding we summarize the available cache architectures on Figures 3 and 4.  click to enlarge Figure 3: A comparison between cache architectures.
 click to enlarge Figure 4: A comparison between cache architectures.
|
| « Previous | Page 3 of 7 | Next » |
| Print Version | Send to Friend |
Bookmark Article
| Comments (4)
|
|
|
|
|
 Latest News
June 18, 2013 - 8:59 AM PST
June 18, 2013 - 8:58 AM PST
June 17, 2013 - 8:52 AM PST
June 17, 2013 - 8:48 AM PST
June 14, 2013 - 7:15 AM PST
June 13, 2013 - 8:20 AM PST
June 12, 2013 - 11:52 AM PST
June 12, 2013 - 11:51 AM PST
June 11, 2013 - 9:37 AM PST
June 11, 2013 - 8:21 AM PST
 Latest Content
Our Most Popular Articles
1,907,073 views
1,817,770 views
1,452,214 views
1,420,449 views
1,305,430 views
1,158,392 views
1,108,820 views
810,279 views
752,723 views
731,898 views
Latest Threads in Our Forums
by Hardware Secrets Team
by Hardware Secrets Team
by Hardware Secrets Team
by Hardware Secrets Team
by Hardware Secrets Team
by Hardware Secrets Team
by Hardware Secrets Team
by maxsydow
by c.hegge
by Hardware Secrets Team
|