Hardware Secrets

Home | Camera | Case | CE | Cooling | CPU | Input | Memory | Mobile | Motherboard | Networking | Power | Storage | Video | Other
Content
Articles
Editorial
First Look
Gabriel’s Blog
News
Reviews
Tutorials
Main Menu
About Us
Awarded Products
Datasheets
Dictionary
Download
Drivers
Facebook
Forums
Links
Manufacturer Finder
Newsletter
On The Web
RSS Feed
Test Your Skills
Twitter
Newsletter
Subscribe today!
Search
Recommended
HyperTransport┬┐ System Architecture
HyperTransport┬┐ System Architecture, by Don Anderson (Addison-Wesley Professional), starting at $0.10



Home » CPU
Everything You Need to Know About the HyperTransport Bus
Author: Gabriel Torres
Type: Tutorials Last Updated: October 13, 2011
Page: 1 of 4
Introduction

Current AMD processors have two external busses. One is used on the communication between the CPU and the memory, and it is simply called “memory bus.” The other is used on the communication between the CPU and all other PC components through the motherboard chipset and is called HyperTransport – an I/O (Input/Output) bus. In this tutorial, we will be explaining how the HyperTransport bus works and clarifying common mistakes people assume about this bus.

This bus was added starting with the AMD64 architecture, and in older AMD processors not based on this architecture (such as the original Athlon, Athlon XP, and Sempron socket 462 processors), the CPU has only one external bus, also known as the front side bus (FSB). In this approach, the external bus carries both memory and I/O communications. Since there is only one datapath out of the processor, memory and I/O transfers compete with each other for the use of the bus, thus lowering the I/O performance.

In Figure 1, you can see how an AMD processor communicates with the external world. The “bridge” chip is the motherboard chipset. Depending on the chipset, you can have one or two chips. On two-chip solutions, all peripherals (such as hard disk drives, add-on cards, sound cards, etc.) are connected to the second chip. (This second chip is called south bridge, not shown in Figure 1.) On single-chip solutions, everything is connected to this single chip.

HyperTransport Bus
click to enlarge
Figure 1: Location of the HyperTransport bus on AMD processors

AMD CPUs targeted to servers – i.e., Opteron processors – can have one, two or three HyperTransport busses, depending on the model. These extra busses are used to interconnect several CPUs allowing them to talk to each other, i.e., used on servers with more than one CPU on the motherboard. Since desktop and notebook CPUs do not support this kind of configuration, there is only one HyperTransport bus on them.

For a more in-depth explanation of AMD64 architecture, please read our “Inside AMD64 Architecture” tutorial.

Besides providing AMD processors with separated datapaths for memory and I/O, HyperTransport brings another advantage: it provides separated links for the CPU input and output operations, allowing the CPU to transmit (“write”) and receive (“read”) I/O data at the same time (i.e., in parallel). In the traditional architecture using a single external bus, since the external bus is used for both input and output operations, reads and writes cannot be done simultaneously.

HyperTransport Bus
click to enlarge
Figure 2: The HyperTransport bus provides separate input and output datapaths

Page 1 of 4  | Next »
Print Version | Send to Friend | Bookmark Article | Comments (5)

Related Content
  • AMD 64-bit architecture (x86-64)
  • Athlon 64 Overclocking
  • How to Enable Cool'n' Quiet Technology
  • Inside Intel Nehalem Microarchitecture
  • Everything You Need to Know About The QuickPath Interconnect (QPI)


  • RSSLatest News
    LUXA2 Releases New P1-PRO Battery Power Pack
    October 1, 2013 - 7:23 AM PST
    MSI unveils GP70 and GP60 Laptops
    September 30, 2013 - 7:23 AM PST
    AMD Unveils Next-Generation Radeon Graphics Cards
    September 27, 2013 - 5:33 AM PST
    Genius Introduces Energy Mouse in North America
    September 27, 2013 - 5:32 AM PST
    Apple Updates iMac
    September 25, 2013 - 5:27 AM PST
    .:: More News ::.







    ę 2004-13, Hardware Secrets, LLC. All rights reserved.
    Advertising | Legal Information | Privacy Policy
    All times are Pacific Standard Time (PST, GMT -08:00)