| Inside Intel Nehalem Microarchitecture |
|
|
$ Check REAL-TIME pricing for AMD Athlon II X2 240 / 2.8 GHz processor and other Add-In Processors CPUs at CDW.com ADX240OCGQBOX $ |
|
|
|
|
|
| Introduction |
Nehalem is the codename of the new Intel CPU with integrated memory controller that will reach the market next month and that will be called Core i7; this architecture will also be used on CPUs targeted to servers (Xeon) and, a few years from now, it will also be used on entry-level CPUs. CPUs based on this architecture will have an embedded memory controller supporting three DDR3 channels, three cache levels, the return of Hyper-Threading technology, a new external bus called QuickPath and more. In this tutorial we will explain what’s new on this architecture. Below we summarized a list of Nehalem main features, and we will explain what they mean on next pages: - Based on Intel Core microarchitecture.
- Two to eight cores.
- Integrated DDR3 triple-channel memory controller.
- Individual 256 KB L2 memory caches for each core.
- 8 MB L3 memory cache.
- New SSE 4.2 instruction set (seven new instructions).
- Hyper-Threading technology.
- Turbo mode (auto overclocking).
- Enhancements to the microarchitecture (support for macro-fusion under 64-bit mode, improved Loop Stream Detector, six dispatch ports, etc).
- Enhancements on the prediction unit, with the addition of a second Branch Target Buffer (BTB).
- A second 512-entry Translation Look-aside Buffer (TLB).
- Optimized for unaligned SSE instructions.
- Improved virtualization performance (60% improvement on round-trip virtualization latency compared to 65-nm Core 2 CPUs and 20% improvement compared to 45-nm Core 2 CPUs, according to Intel).
- New QuickPath Interconnect external bus.
- New power control unit.
- 45 nm manufacturing technology at launch, with future models at 32 nm (CPUs codenamed “Westmere”).
- New socket with 1366 pins.
It is important to remember that Core 2 CPUs manufactured under 45-nm technology have extra features compared to the Core 2 CPUs manufactured under 65-nm technology. All these features are present on Nehalem-based CPUs are the most significant ones are: - SSE4.1 instruction set (47 new SSE instructions).
- Deep Power Down Technology (only on mobile CPUs, also known as C6 state).
- Enhanced Intel Dynamic Acceleration Technology (only on mobile CPUs).
- Fast Radix-16 Divider (FPU enhancement).
- Super Shuffle engine (FPU enhancement).
- Enhanced Virtualization Technology (between 25% and 75% performance improvement on virtual machine transition time).
Let’s now discuss in details the most significant differences introduced by this new architecture. |
| Pages (7): [1] 2 3 4 5 6 7 » |
| Print Version | Send to Friend |
|
Bookmark Article
| Comments (2)
|
|
Recommended Deal |
 | AMD Phenom II X2 550 Black Edition Dual Core Processor - 3.10GHz Socket AM3 6MB Cache 2000MHz 4000 MT/s Retail Unlocked Multiplier HDZ550WFGIBOX
|
|
Latest News |
November 6, 2009 - 3:07 PM PST |
November 5, 2009 - 3:49 PM PST |
November 5, 2009 - 3:47 PM PST |
November 5, 2009 - 3:42 PM PST |
November 5, 2009 - 3:38 PM PST |
November 5, 2009 - 3:36 PM PST |
November 3, 2009 - 8:14 PM PST |
November 3, 2009 - 7:57 PM PST |
November 3, 2009 - 7:51 PM PST |
November 2, 2009 - 6:05 PM PST |
| .:: More News ::. |
|
Latest Content |
|
|
| Our Most Popular Articles |
1,069,928 views
|
694,072 views
|
670,900 views
|
585,155 views
|
555,382 views
|
553,731 views
|
485,613 views
|
474,661 views
|
388,871 views
|
336,390 views
|
|
| Latest Threads in Our Forums |
by delta32 |
by Desert Fox |
by sam_wade07 |
by fjs559 |
by Hardware Secrets Team |
by Merman |
by Olle P |
by Olle P |
by Olle P |
by Hardware Secrets Team |
| .:: Visit Our Forums ::. |
|
|