| Penryn Core New Features |
|
|
| $ Check REAL-TIME pricing for Intel Core 2 Duo Retail Boxed E7200 Processor - 2.53GHz, 3MB Cache, 1066MHz FSB, 45nm Wolfdale E700 Boxed Processor $ |
|
|
|
|
|
|
|
| FPU Enhancements |
The new Penryn core brings two enhancements to the CPU floating-point unit (FPU), one for its divider engine and another for its shuffle engine.
Fast Radix-16 Divider
This is an enhancement on the way that the CPU floating-point unit (FPU) handles division operations. On Core 2 CPUs, division operations process two bits per clock cycle. The new divider circuit implemented on Penryn is able to process four bits per clock cycle, meaning it is two times faster on division operations that Core 2 CPUs.
On Figure 7 you can see a comparison between the FPU of the Core 2 Duo CPU and the FPU of the new Penryn core. The “y” axis represents clock cycles, so the lower the bars, the better (less time is spend processing an instruction). On the “x” axis you can see the several division instructions selected for this comparison.
Here is a small glossary for understanding Figure 7 if you are not familiar with CPU instructions:
- int = Integer
- SP = Single Precision (32-bit numbers)
- DP = Double Precision (64-bit numbers)
- EP = Double Extended Precision (80-bit numbers)
 click to enlarge Figure 7: Performance comparison of the new divider engine used on Penryn Core.
Super Shuffle Engine
This is an enhancement on the way the CPU floating-point unit (FPU) handles shuffle operations used by SSE data formatting instructions, allowing Penryn-based CPUs to perform some instructions in less clock cycles compared to the core currently used by Core 2 Duo processors (Merom).
On Figure 8 you can see a comparison between the number of clock cycles these two cores take to perform each one of these instructions. The smaller the bars, the better – less clock cycles means less time spend, thus higher speed.
As you can see, several 128-bit SSE instructions that took more than one clock cycle to be processed are now processed in just one clock cycle, improving SSE performance. SSE (Streaming SIMD Extensions) is used by multimedia applications that implement this kind of instruction.
 click to enlarge Figure 8: Performance comparison of the new shuffle engine used on Penryn Core.
|
| Pages (5): « 1 2 3 [4] 5 » |
| Print Version | Send to Friend |
|
Bookmark Article
| Comments (1)
|
|
| Recommended Deals |  | AMD Athlon 64 3500+, 2.2 GHz (ada3500dik4b) OEM / Unboxed Processor
|  | AMD Athlon™ 64 X2 6000+, 3.0 GHz (ADX6000CZBOX) Boxed Processor
|  | AMD Opteron 180, 2.4 GHz (OSA180DAA6CD) Processor
|  | AMD Athlon™ 64 3000+, 2.0 GHz (ada3000box) AMD Processor in a Box (PIB)
|  | Intel Core™2 Quad Q6600, 2.40 GHz (BX80562Q6600) Boxed Processor
|
|
Latest News |
October 6, 2008 - 11:10 AM PST |
October 3, 2008 - 11:50 AM PST |
October 3, 2008 - 11:28 AM PST |
October 3, 2008 - 11:17 AM PST |
October 3, 2008 - 11:07 AM PST |
October 2, 2008 - 9:56 AM PST |
October 1, 2008 - 9:51 AM PST |
September 30, 2008 - 9:25 AM PST |
September 29, 2008 - 8:00 AM PST |
September 26, 2008 - 11:52 AM PST |
| .:: More News ::. |
|
Latest Content |
|
|
| Our Most Popular Articles |
792,395 views
|
493,099 views
|
435,976 views
|
419,807 views
|
413,988 views
|
403,707 views
|
362,537 views
|
347,119 views
|
283,904 views
|
274,720 views
|
|
| Latest Threads in Our Forums |
by kiddmanty |
by Hardware Secrets Team |
by Gamer Z |
by Gamer Z |
by aopen |
by aopen |
by aopen |
by aopen |
by C.Gajo |
by Gabriel Torres |
| .:: Visit Our Forums ::. |
|
|