Penryn is the codename for the core that will be used by Core 2 and Xeon CPUs based on Core microarchitecture manufactured under 45 nm process. Besides the new manufacturing process, this new core will bring some new features that we will be explaining in this article. We will be also show you the latest Intel roadmap with what Intel will release up to 2010 and will be also talking briefly about the next microarchitecture from Intel, codenamed Nehalem.

All those names may be confusing, so let’s break them down for you. The latest Intel microarchitecture is called Core and is used on Core 2 and on the latest Xeon CPUs. Read our Inside Intel Core Microarchitecture tutorial to learn more about it. Currently the CPUs using this microarchitecture are manufactured using the 65 nm process.

Intel will start using the 45 nm manufacturing process in the second half of this year, when it will release a new CPU core based on Core microarchitecture, codenamed Penryn. Please read our Details on Intel’s Forthcoming 45 nm Manufacturing Technology article to learn what is new on this manufacturing technology. Intel has also reveled yesterday that this new core will bring some new features, which we will be explaining in this article.

In 2008 Intel will release a new microarchitecture, codenamed Nehalem. The first CPUs using this new microarchitecture will also be manufacturing using the 45 nm process. Intel revealed one of the new features of this new microarchitecture, which we will be explaining later.

For 2010 (or by the end of 2009) Intel plans to release a new CPU core based on Nehalem microarchitecture but manufactured using the 32 nm process. This new core is codenamed Westmere.

Also in 2010 Intel will release a new microarchitecture, codenamed Gesher. The first CPUs using this microarchitecture will be manufactured under 32 nm process.

On Figure 1 we present a foil summarizing this roadmap.

click to enlarge
Figure 1: Roadmap for the next Intel cores and microarchitectures.

As you can see, Intel is now committed in delivering a new CPU microarchitecture every two years, on even years, with an enhanced version of each new microarchitecture being released on the following year, i.e. on odd years.