Hardware Secrets


Home | Camera | Case | CE | Cooling | CPU | Input | Memory | Mobile | Motherboard | Networking | Power | Storage | Video | Other
Content
Articles
Editorial
First Look
Gabriel’s Blog
News
Reviews
Tutorials
Main Menu
About Us
Awarded Products
Compare Prices
Datasheets
Dictionary
Download
Drivers
Facebook
Forums
Links
Manufacturer Finder
Newsletter
On The Web
RSS Feed
Test Your Skills
Twitter
Newsletter
Subscribe today!
Search




Recommended
Upgrading and Repairing PCs (19th Edition)
Upgrading and Repairing PCs (19th Edition), by Scott Mueller (Que), starting at $17.67
Home » Memory
Everything You Need to Know About the Dual-, Triple-, and Quad-Channel Memory Architectures
Author: Gabriel Torres
Type: Tutorials Last Updated: November 2, 2011
Page: 3 of 9
Real-time pricing for Listening Library 0807220299.
Harry Potter and the Order of Phoenix Book 5 J.K. Rowling Jim Dale Books Listening Library Usually ships in 24 hours
Amazon: $47.25

Dual-Channel Architecture

As we briefly discussed in the previous page, the dual-channel architecture expands the number of data wires available in the memory data bus from 64 to 128. This doubles the available bandwidth. For example, if you use DDR3-1333 memories, the maximum theoretical transfer rate is doubled from 10,664 MB/s (10.6 GB/s) to 21,328 MB/s (21.3 GB/s).

Each memory module, however, is a 64-bit device. Therefore, in order for the dual-channel architecture to work, you will need to install two memory modules in parallel, making 128 bits available.

Many people have trouble visualizing this idea. Therefore, let’s draw some schematics. First, assume that we have a system that doesn’t support a dual channel feature (i.e., a single-channel system). In this case, the memory controller will transfer 64 bits at a time. When we say that the memory data bus is 64 bits wide, this means that there are 64 wires (yes, physical wires on the motherboard) connecting the memory controller and the memory sockets. These wires are labeled D0 through D63. The memory data bus is shared amongst all the memory sockets. The address and control busses will activate the proper memory socket, depending on the address from where data must be stored or read. We illustrate this in Figure 3.

Single Channel
click to enlarge
Figure 3: How single channel works

On systems supporting dual-channel technology, the memory data bus is expanded to 128 bits. This means that there are 128 wires connecting the memory controller to the memory sockets. These wires are labeled D0 through D127. Since each memory module can only accept 64 bits at once, two memory modules are used to fill the 128-bit data bus. See Figure 4. Because the two modules are accessed at the same time, they must be identical (same capacity, same timings, and same clock rate).

Dual Channel
click to enlarge
Figure 4: How dual channel works

Now that you know what dual channel means, the most obvious question is: “How can I enable this architecture so I can increase my computer’s performance?” Let’s find out.

« Previous |  Page 3 of 9  | Next »
Print Version | Send to Friend | Bookmark Article | Comments (43)

Related Content
  • Understanding RAM Timings
  • Memory Overclocking
  • Everything You Need To Know About DDR, DDR2 and DDR3 Memories
  • DDR vs. GDDR Memories
  • How FB-DIMM Memories Work

  • Recommended Deal.
    Crucial CT12864AC800Crucial CT12864AC800

    Crucial Technology CT12864AC800 1 GB 200-pin SODIMM DDR2 PC2-6400 CL 6 Unbuffered NON-ECC DDR2-800 1.8V 128Meg x 64 Memory CRUCIAL TECHNOLOGY 1104837 Electronics DDR

    Amazon: $14.99 TigerDirect: $14.99
    CompUSA: $14.99

    RSSLatest News
    Antec Announces the One PC Case
    February 9, 2012 - 8:06 AM PST
    Cooler Master Releases Elite 361 PC Case
    February 8, 2012 - 7:50 AM PST
    Microsoft Launches Kinect for Windows
    February 2, 2012 - 8:42 AM PST
    Transcend Announces SSD720 SSD Series
    February 1, 2012 - 7:55 AM PST
    .:: More News ::.


    © 2004-12, Hardware Secrets, LLC. All rights reserved.
    Advertising | Legal Information | Privacy Policy
    All times are Pacific Standard Time (PST, GMT -08:00)